

PE-EC802A

Mixed Signal Design

Combined Module Notes

Modules 1 – 5

Semester VIII • ECE • 3 Credits

CGEC | B.Tech ECE (2023–27)

Disclaimer / Study Guide Notice:

These are condensed **Short Notes** focusing on core theory, key formulas, block/circuit diagrams, and standard viva Q&As for university exam revision. Exhaustive numerical practice problems and derivation edge cases are not covered. This serves as a quick-revision reference guide for students.

Biraj Sarkar

IN ASSOCIATION WITH

MAKAUT Wingman • MAKAUT Future Minds

Cooch Behar Government Engineering College

Exam-Ready Notes

Contents

Module 1: Analog vs. Discrete-Time Processing & Sampling Theory	4
1 Analog vs. Discrete-Time Processing & Sampling Theory	4
1.1 Sampling Theorem and Aliasing	4
1.2 Signal Reconstruction	5
2 Analog Continuous-Time Filters	5
2.1 Passive RC and RL Filters	5
2.2 Sallen-Key Active Biquad Filter	6
2.3 Tow-Thomas State-Variable Biquad Filter	6
2.4 Active Gm-C Filters	7
3 Basics of Analog Discrete-Time Filters & Z-Transform	7
3.1 Z-Transform and ROC	7
3.2 Mapping s-Plane to z-Plane	7
3.3 Frequency Warping Effect	8
Module 2: Switched-Capacitor (SC) Circuits & Resistor Equivalence	12
1 Switched-Capacitor (SC) Circuits & Resistor Equivalence	12
1.1 Switched-Capacitor Filter Architectures	12
1.2 Switched-Capacitor Filter Applications	12
1.3 Derivation of SC Resistor Equivalence	13
1.4 Significance of SC Circuits in IC Design	14
2 SC Non-Idealities & Mitigation Strategies	14
2.1 1. Charge Injection	14
2.2 2. Clock Feedthrough	14
2.3 3. thermal Noise ($k_B T / C$ Noise)	15
3 Stray-Insensitive Integrators	15
3.1 Stray-Insensitive Non-Inverting Integrator	15
3.2 Charge Equations and Transfer Function	16
4 First-Order & Second-Order SC Filters (Biquads)	17
4.1 Fleischer-Laker Biquad Topology	17
Module 3: Data Converter Performance Metrics	21
1 Data Converter Performance Metrics	21
1.1 Static Metrics: DNL and INL	21
1.2 Quantization Noise Derivation	21
2 Analog-to-Digital Converter (ADC) Architectures	22
2.1 1. Flash ADC (Ultra High Speed)	22
2.2 2. Successive Approximation Register (SAR) ADC (Moderate Speed/Resolution)	23
2.3 3. Dual-Slope Integrator ADC (High Accuracy/Low Speed)	23

2.4	4. Pipeline ADC (High Speed, Medium-High Resolution)	24
2.5	5. Hybrid ADC Structures	24
2.6	6. Delta-Sigma ($\Delta\Sigma$) ADC (Oversampling & Noise Shaping)	25
3	Digital-to-Analog Converter (DAC) Architectures	25
3.1	1. R-2R Ladder DAC (Compact Layout)	25
3.2	2. Current-Steering DAC (High Speed)	26
Module 4: Mixed-Signal Layout Issues & Mitigation		30
1	Mixed-Signal Layout Issues & Mitigation	30
1.1	1. Substrate Coupling	30
1.2	2. Power Supply Noise and Ground Bounce	30
1.3	3. Interconnect Parasitics & Signal Integrity	31
2	Device Matching and Precision Layout	31
2.1	1. Types of Mismatch	31
2.2	2. Common-Centroid Matching for Capacitors	32
3	Low-Voltage Differential Signaling (LVDS)	32
3.1	Single-Ended vs. Differential Signaling	32
3.2	LVDS Transceiver Interface	32
4	Current-Mode Logic (CML) Signaling	33
Module 5: Phase-Locked Loop (PLL) Architecture & Working		38
1	Phase-Locked Loop (PLL) Architecture & Working	38
1.1	Block Components and Signal Flow	38
1.2	Mathematical Loop Dynamics (Type-II CP-PLL)	39
1.3	VCO Design: Ring Oscillator vs. LC-Tank	39
2	Delay-Locked Loop (DLL) Architecture & Working	40
2.1	Block Components and Signal Flow	40
2.2	PLL vs. DLL Stability & Jitter Comparison	41
3	Digital PLLs & Frequency Synthesizers	41
3.1	Digital PLL (DPLL) and All-Digital PLL (ADPLL)	41
3.2	Frequency Synthesizers	41

Module 1

Analog vs. Discrete-Time Processing & Sampling Theory

1. Analog vs. Discrete-Time Processing & Sampling Theory

Analog vs. Discrete-Time Signals

An **analog signal** is continuous in both time and amplitude. A **discrete-time signal** is defined only at discrete time instants (continuous in amplitude, discrete in time). A **digital signal** is discrete in both time and amplitude (quantized).


1.1 Sampling Theorem and Aliasing

To process an analog signal digitally, it must be sampled. The **Nyquist-Shannon Sampling Theorem** states that a band-limited continuous-time signal $x_a(t)$ with maximum frequency f_{max} can be uniquely reconstructed from its samples $x(n) = x_a(nT_s)$ if the sampling frequency $f_s = 1/T_s$ satisfies:

$$f_s \geq 2f_{max} \quad (\text{Nyquist Rate})$$

If $f_s < 2f_{max}$, high-frequency components fold back into the lower frequency band, causing irreversible distortion known as **aliasing**. To prevent aliasing, an analog **Anti-Aliasing Filter (AAF)** (a low-pass filter) is placed before the sampler to limit the signal bandwidth to $f_s/2$.

Sampling and Aliasing in the Frequency Domain



1.2 Signal Reconstruction

Reconstruction is the process of converting discrete samples back into a continuous-time signal. Mathematically, this is done by passing the impulse train through an ideal low-pass filter (cutoff $f_c = f_s/2$). In time domain, this corresponds to the Whittaker-Shannon interpolation formula:

$$x_a(t) = \sum_{n=-\infty}^{\infty} x(n) \text{sinc}\left(\frac{t - nT_s}{T_s}\right)$$

In practice, a non-ideal **Zero-Order Hold (ZOH)** is used, which introduces a frequency roll-off governed by the $\text{sinc}(f/f_s)$ function, requiring a post-reconstruction smoothing filter.

2. Analog Continuous-Time Filters

Butterworth vs. Chebyshev Filters

- **Butterworth Filter:** Characterized by a **maximally flat** magnitude response in the passband. The transfer function has only poles (no zeros). The magnitude squared is $|H(j\omega)|^2 = 1/[1 + (\omega/\omega_c)^{2N}]$.
- **Chebyshev Filter (Type I):** Permits **equiripple behavior** in the passband to achieve a sharper transition band (faster roll-off) for the same filter order N .

2.1 Passive RC and RL Filters

A passive filter uses only resistors, capacitors, and inductors. No power supply is needed, but no gain is possible. Passive filters are commonly used as anti-aliasing front-ends before ADC inputs.

First-Order Passive Filter Transfer Functions

RC Low-Pass Filter (series R , shunt C):

$$H_{LP}(s) = \frac{1/sC}{R + 1/sC} = \frac{\omega_c}{s + \omega_c} \quad \omega_c = \frac{1}{RC}$$

RC High-Pass Filter (series C , shunt R):

$$H_{HP}(s) = \frac{R}{R + 1/sC} = \frac{s}{s + \omega_c}$$

RL Low-Pass Filter (series R , shunt L):

$$H_{LP}(s) = \frac{sL}{R + sL} \rightarrow \frac{\omega_c}{s + \omega_c} \quad \omega_c = \frac{R}{L}$$

Roll-off rate: -20 dB/decade per filter order. At $\omega = \omega_c$: $|H| = 1/\sqrt{2}$ (-3 dB point).

Limitations of Passive Filters:


- **Insertion Loss:** Even in the passband, passive filters attenuate the signal (no gain possible).
- **Loading Effect:** Connecting a load changes the effective cutoff frequency unless a buffer is added.
- **Slow Roll-off:** Only -20 dB/decade per order; higher-order cascaded passive stages are impractical.

Active filters (Sallen-Key, Tow-Thomas) solve these limitations using op-amps for isolation and gain.

2.2 Sallen-Key Active Biquad Filter

The Sallen-Key is a popular second-order active filter stage (biquad). It uses a single operational amplifier configured as a voltage follower (gain $K \geq 1$) and two RC sections.

Second-Order Sallen-Key Low-Pass Active Filter



For the Sallen-Key low-pass filter with $R_1 = R_2 = R$ and $C_1 = C_2 = C$ and unity amplifier gain ($K = 1$):

Sallen-Key Transfer Function and Parameters

$$H(s) = \frac{V_{out}(s)}{V_{in}(s)} = \frac{1}{s^2 R^2 C^2 + 2sRC + 1}$$

Comparing with the standard second-order biquad form $H(s) = \frac{\omega_0^2}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$:

$$\omega_0 = \frac{1}{RC} \quad (\text{resonant angular frequency})$$

$$Q = \frac{1}{2} = 0.5 \quad (\text{quality factor})$$

2.3 Tow-Thomas State-Variable Biquad Filter

The Tow-Thomas biquad is a multi-op-amp active filter that is highly stable and easily tunable. It consists of an input summing integrator, a second integrator, and an inverting amplifier to complete the feedback loop.

The transfer function for the Tow-Thomas bandpass output is:

$$H_{BP}(s) = -\frac{s \frac{1}{R_4 C_1}}{s^2 + s \frac{1}{R_1 C_1} + \frac{1}{R_2 R_3 C_1 C_2}}$$

This topology allows independent tuning of the gain, frequency ω_0 , and quality factor Q .

2.4 Active Gm-C Filters

At high frequencies (where op-amp open-loop gain drops), active RC filters suffer. **Gm-C filters** replace resistors and op-amps with **Operational Transconductance Amplifiers (OTAs)** (which act as voltage-controlled current sources: $I_{out} = g_m V_{in}$) and capacitors.

- **OTA Integrator:** Output current charges a capacitor: $V_{out} = \frac{I_{out}}{sC} = \frac{g_m}{sC} V_{in}$.
- **High-Frequency Tuning:** The transconductance g_m is electronically tunable by adjusting the OTA bias current, allowing real-time frequency tuning.

3. Basics of Analog Discrete-Time Filters & Z-Transform

Discrete-Time Filter Definition

A discrete-time filter processes sequence samples $x(n)$ to produce output samples $y(n)$. It is described by a linear constant-coefficient difference equation:

$$y(n) = \sum_{i=0}^M b_i x(n-i) - \sum_{j=1}^N a_j y(n-j)$$

3.1 Z-Transform and ROC

The Z-transform is the discrete-time equivalent of the Laplace transform. For a sequence $x(n)$, it is defined as:

$$X(z) = \mathcal{Z}\{x(n)\} = \sum_{n=-\infty}^{\infty} x(n)z^{-n}$$

where $z = re^{j\omega}$ is a complex variable. The **Region of Convergence (ROC)** is the set of values in the z -plane for which the summation converges.

- **Causal sequence:** ROC is the exterior of a circle ($|z| > R_{max}$).
- **Stable system:** The ROC must contain the unit circle ($|z| = 1$). This implies all poles of the system transfer function $H(z)$ must lie strictly inside the unit circle ($|poles| < 1$).

3.2 Mapping s-Plane to z-Plane

To design discrete-time filters from continuous-time templates, the s-plane must be mapped to the z-plane.

1. **Impulse Invariance:** Preserves the impulse response shape. The mapping is $z = e^{sT_s}$. This suffers from severe spectral aliasing.

2. Bilinear Transformation (BLT): Maps the entire left half of the s-plane to the inside of the unit circle in the z-plane. It is defined by the algebraic mapping:

$$s = \frac{2}{T_s} \frac{z-1}{z+1} \Rightarrow z = \frac{1+sT_s/2}{1-sT_s/2}$$

3.3 Frequency Warping Effect

The BLT maps the infinite continuous frequency axis $-\infty < \Omega < \infty$ non-linearly to the finite discrete frequency axis $-\pi/T_s < \omega < \pi/T_s$. Substituting $s = j\Omega$ and $z = e^{j\omega T_s}$ gives the frequency relation:

Frequency Warping and Pre-warping Relations

$$\Omega = \frac{2}{T_s} \tan\left(\frac{\omega T_s}{2}\right)$$

To compensate for this non-linear compression (warping), continuous-time specifications must be **pre-warped** before applying the BLT:

$$\Omega_{pre} = \frac{2}{T_s} \tan\left(\frac{\omega_{desired} T_s}{2}\right)$$

Worked Example: Bilinear Transformation with Pre-warping

Problem: Design a discrete low-pass filter with cutoff $f_d = 2$ kHz at sampling rate $f_s = 10$ kHz. Use a first-order continuous-time prototype $H(s) = \frac{\Omega_c}{s+\Omega_c}$.

Solution:

- Calculate $T_s = 1/f_s = 10^{-4}$ s.
- Discrete angular frequency $\omega_d = 2\pi f_d = 4000\pi$ rad/s.
- Pre-warped continuous frequency Ω_c :

$$\Omega_c = \frac{2}{10^{-4}} \tan\left(\frac{4000\pi \times 10^{-4}}{2}\right) = 20000 \tan(0.2\pi) \approx 20000 \times 0.7265 = 14530 \text{ rad/s}$$

- Apply Bilinear Transformation:

$$H(z) = \left. \frac{\Omega_c}{s + \Omega_c} \right|_{s=\frac{2}{T_s} \frac{z-1}{z+1}} = \frac{14530}{\frac{2}{10^{-4}} \frac{z-1}{z+1} + 14530} = \frac{14530(z+1)}{20000(z-1) + 14530(z+1)}$$

$$H(z) \approx \frac{14530(z+1)}{34530z - 5470} \approx \frac{0.42(z+1)}{z - 0.158}$$

Quick Revision — Module 1

Filter Fundamentals and Z-Transform | PE-EC802A

Key Formulas and Transforms at a Glance

Nyquist Sampling Rate	$f_s \geq 2f_{max}$
Sinc Reconstruction	$x_a(t) = \sum x(n) \text{sinc}\left(\frac{t-nT_s}{T_s}\right)$
Sallen-Key LP frequency	$\omega_0 = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}}; \quad Q = \frac{\sqrt{R_1 R_2 C_1 C_2}}{R_1 C_2 + R_2 C_2 + (1-K)R_1 C_1}$
Bilinear Transformation	$s = \frac{2}{T_s} \frac{z-1}{z+1}$
Frequency Warping relation	$\Omega = \frac{2}{T_s} \tan\left(\frac{\omega T_s}{2}\right)$
Z-transform	$X(z) = \sum_{n=-\infty}^{\infty} x(n)z^{-n}$
Unit circle frequency map	$z = e^{j\omega T_s}$

One-Line Definitions

- **Aliasing:** High frequencies folding back to lower bands due to under-sampling ($f_s < 2f_{max}$).
- **Anti-Aliasing Filter:** A low-pass filter limiting analog signal bandwidth to $f_s/2$ before sampling.
- **Butterworth Response:** Maximally flat magnitude profile in the passband.
- **Chebyshev Response:** Passband equiripple profile resulting in a sharper cutoff transition band.
- **Biquad Filter:** A second-order active filter block implementing a pair of poles and optionally zeros.
- **Gm-C Filter:** A high-frequency filter using transconductance amplifiers and capacitors.
- **ROC:** The region in the z-plane where the Z-transform power series converges.
- **Frequency Warping:** Nonlinear compression of the continuous frequency axis introduced by the bilinear transformation.

Analog Filter Topology Comparison

Type	Active Elements	Key Property	Use Case
Passive RC/RL	None	No gain, simple	AAF, RF matching
Butterworth	Op-amp	Maximally flat passband	General purpose LP
Chebyshev	Op-amp	Equiripple, sharp cutoff	Steeper rolloff needed
Sallen-Key	1 op-amp	2nd-order, easy design	Active LP/HP/BP
Tow-Thomas	3 op-amps	Tunable ω_0, Q	Precision biquad
Gm-C	OTA (no R)	High-freq, tunable	> 100 MHz filters

Frequently Asked / Viva Questions

Q1. State the sampling theorem. What happens if the sampling rate is below the Nyquist rate?

The sampling theorem states that the sampling rate f_s must be at least twice the maximum signal frequency component ($f_s \geq 2f_{max}$). Under-sampling causes high frequencies to overlap with low frequencies, creating irreversible aliasing distortion.

Q2. What is the function of the anti-aliasing filter?

It is an analog low-pass filter placed before the sampler to block all frequency components above $f_s/2$, ensuring the sampling condition is satisfied.

Q3. Compare Butterworth and Chebyshev filter characteristics.

Butterworth filters are maximally flat in the passband but have a slower roll-off. Chebyshev filters have equiripple passband characteristics and a much steeper roll-off transition band.

Q4. Explain the Sallen-Key active filter configuration.

It is a second-order active filter structure using one operational amplifier configured as a voltage follower, providing high input impedance, low output impedance, and easily calculable components.

Q5. What are the advantages of Gm-C filters over active RC filters?

Gm-C filters do not need operational amplifiers or resistors. They use transconductance amplifiers (OTAs) and capacitors, making them suitable for high-frequency operation (up to hundreds of MHz) and electronically tunable.

Q6. Why does the bilinear transformation map the left half of the s-plane to the inside of the z-plane unit circle?

The BLT maps $s = \sigma + j\Omega$ using $z = (1 + sT/2)/(1 - sT/2)$. For $\sigma < 0$ (LHP), the numerator magnitude is smaller than the denominator magnitude, ensuring $|z| < 1$ (inside the unit circle).

Frequently Asked / Viva Questions (contd.)

Q7. What is frequency warping in the Bilinear Transformation, and how is it compensated?

It is the non-linear compression of the continuous frequency axis Ω to the discrete axis ω . It is compensated by pre-warping continuous-time critical frequencies: $\Omega_c = \frac{2}{T_s} \tan(\omega_d T_s / 2)$.

Q8. State the condition for a discrete-time LTI system to be stable.

The system is stable if its Z-transform region of convergence (ROC) contains the unit circle ($|z| = 1$), which requires all poles to lie strictly inside the unit circle.

Q9. What is the Z-transform of a causal sequence $a^n u(n)$? State its ROC.

The Z-transform is $H(z) = \frac{z}{z-a}$ (or $\frac{1}{1-az^{-1}}$) with the region of convergence $|z| > |a|$.

Q10. Why is the impulse invariance mapping not suitable for high-pass and band-stop filters?

Impulse invariance maps frequencies linearly, which causes severe aliasing at high frequencies. High-pass and band-stop filters have infinite high-frequency energy, making aliasing unacceptable.

Module 2

Switched-Capacitor (SC) Circuits & Resistor Equivalence

1. Switched-Capacitor (SC) Circuits & Resistor Equivalence


Switched-Capacitor Circuit Concept

A **Switched-Capacitor (SC) circuit** is a discrete-time signal processing circuit that implements resistors by rapidly switching charge back and forth between capacitors using non-overlapping clock phases. SC circuits are highly preferred in CMOS technology because precise on-chip resistors are difficult to fabricate, whereas capacitor ratios can be matched with extremely high accuracy (up to 0.1%).

1.1 Switched-Capacitor Filter Architectures

A practical SC biquad (second-order section) is built using two SC integrators in a feedback loop. The **Fleischer-Laker biquad** is the standard SC biquad implementing LP, HP, and BP outputs simultaneously.

Fleischer-Laker SC Biquad Block Structure



How the Fleischer-Laker Biquad Sets Frequency and Q:

- Pole frequency: $\omega_0 \propto \frac{f_{clk} \cdot C_{sampling}}{C_{integrating}}$ — set purely by capacitor ratios and clock frequency.
- Quality factor Q : set by the feedback capacitor ratio. Changing C_a and C_b independently controls ω_0 and Q without interaction.

1.2 Switched-Capacitor Filter Applications


- **Audio CODEC**: Anti-aliasing and reconstruction filters in 16–24-bit audio codecs (e.g., CD player, smartphone DAC) where precise $\pm 0.01\%$ corner frequency tolerance is required.
- **$\Delta\Sigma$ ADC Front-End**: SC integrators inside $\Delta\Sigma$ modulators perform the summation and integration operations that shape quantization noise to high frequencies.

- **DTMF (Dual-Tone Multi-Frequency) Decoding:** Narrow-band bandpass SC filters detect individual telephone dial tones.
- **Biomedical Instrumentation:** Low-frequency, high-accuracy SC filters for ECG/EEG signal conditioning, where process-insensitive frequency accuracy is essential.

1.3 Derivation of SC Resistor Equivalence

Consider a capacitor C connected between two voltage nodes V_1 and V_2 via two single-pole single-throw switches controlled by non-overlapping clock phases Φ_1 and Φ_2 with a clock frequency $f_c = 1/T_c$.

Switched-Capacitor Resistor Equivalence Circuit



Step-by-step Derivation:

1. During phase Φ_1 , Switch 1 is closed and Switch 2 is open. The capacitor C charges to voltage V_1 . The charge stored on the capacitor is:

$$Q_1 = CV_1$$

2. During phase Φ_2 , Switch 1 opens and Switch 2 closes. The capacitor C is connected to V_2 , charging or discharging to V_2 . The charge remaining on the capacitor is:

$$Q_2 = CV_2$$

3. The net charge transferred from node V_1 to node V_2 in one clock period T_c is:

$$\Delta Q = Q_1 - Q_2 = C(V_1 - V_2)$$

4. The average current I_{avg} flowing from node V_1 to node V_2 is the charge transferred per unit time:

$$I_{avg} = \frac{\Delta Q}{T_c} = \frac{C(V_1 - V_2)}{T_c} = f_c C(V_1 - V_2)$$

5. Using Ohm's Law ($I = \frac{V_1 - V_2}{R_{eq}}$), we find the equivalent resistance R_{eq} of the switched-capacitor stage:

SC Equivalent Resistance

$$R_{eq} = \frac{V_1 - V_2}{I_{avg}} = \frac{1}{f_c C}$$

where:

- R_{eq} = Equivalent resistance (Ω)

- f_c = Clock switching frequency (Hz)
- C = Capacitance (F)

1.4 Significance of SC Circuits in IC Design

In integrated circuits, fabricating large resistors (e.g., 100 k Ω) is highly impractical because:

- **Area:** Polysilicon/diffusion resistors require massive silicon area.
- **Accuracy:** Absolute tolerances of resistors on silicon are poor ($\pm 20\%$) and drift significantly with temperature.
- **Tuning:** RC time constants ($\tau = RC$) vary by up to 40% due to process variations.

In contrast, in SC circuits, the equivalent time constant of an integrator is:

$$\tau = R_{eq}C_2 = \left(\frac{1}{f_c C_1} \right) C_2 = \frac{1}{f_c} \left(\frac{C_2}{C_1} \right)$$

Since f_c is derived from a highly stable crystal oscillator and $\frac{C_2}{C_1}$ is a ratio of two matched capacitors (which matches perfectly within 0.1% on layout), the time constant τ is extremely accurate and temperature-independent.

2. SC Non-Idealities & Mitigation Strategies

In real CMOS processes, MOS transistors act as non-ideal switches. The key non-idealities are:

2.1 1. Charge Injection

When a MOS switch is turned ON, a channel charge Q_{ch} is accumulated in the inversion layer:

$$Q_{ch} = WLC_{ox}(V_{GS} - V_{TH}) = WLC_{ox}(V_{CLK} - V_{in} - V_{TH})$$

When the switch is turned OFF (gate voltage drops), this channel charge is released and flows out through the source and drain terminals. The charge injected into the sampling capacitor C shifts the sampled voltage, introducing an offset and non-linear distortion (since V_{TH} depends non-linearly on V_{in} via the body effect).

2.2 2. Clock Feedthrough

The overlap capacitance C_{ov} between the gate and source/drain terminals forms a capacitive voltage divider with the sampling capacitor. The clock transition at the gate is directly coupled to the sampling capacitor:

$$\Delta V = V_{CLK} \left(\frac{C_{ov}}{C_{ov} + C} \right)$$

This introduces a constant offset voltage to the sampled signal.

2.3 3. thermal Noise ($k_B T/C$ Noise)

An ON transistor has a finite channel resistance R_{on} . This resistance generates thermal noise with a power spectral density of $4k_B T R_{on}$. When the switch is opened, this noise is sampled onto the capacitor. The total noise power integrated over the loop bandwidth is:

Thermal Noise Limit (kT/C)

$$v_n^2 = \int_0^\infty \frac{4k_B T R_{on}}{1 + (2\pi f R_{on} C)^2} df = \frac{k_B T}{C}$$

where k_B is the Boltzmann constant (1.38×10^{-23} J/K) and T is temperature in Kelvin.

This noise sets a fundamental limit on the dynamic range (SNDR) of switched-capacitor circuits. To achieve higher resolution, C must be made larger, which increases power consumption and area.

Summary of Switch Mitigation Techniques

Non-Ideality	Physical Mechanism	Mitigation Strategy
Charge Injection	Channel charge flows into C upon turn-off	Dummy switches, differential signaling, bottom-plate sampling
Clock Feedthrough	Overlap capacitance C_{ov} couples clock edges	CMOS transmission gates, differential architectures
Thermal Noise	Thermal noise of R_{on} is sampled onto C	Increase capacitance value C ($v_n \propto 1/\sqrt{C}$)


3. Stray-Insensitive Integrators

Early SC designs were sensitive to parasitic capacitances between node terminals and substrate (ground), causing gain errors. Modern SC systems use **stray-insensitive** configurations.

3.1 Stray-Insensitive Non-Inverting Integrator

The stray-insensitive non-inverting integrator uses 4 switches controlled by non-overlapping clocks Φ_1 and Φ_2 .

Stray-Insensitive Non-Inverting SC Integrator Circuit



Analysis of Stray Insensitivity:

- **Node A (left plate of C_1):** Connected to either V_{in} (low impedance source) during Φ_1 or to ground during Φ_2 . Any parasitic capacitor at this node is either charged by V_{in} or fully discharged to ground, never affecting the charge transferred to the integrating capacitor C_2 .
- **Node B (right plate of C_1):** Connected to virtual ground (op-amp inverting terminal) during Φ_2 or to physical ground during Φ_1 . The potential is always at ground (virtual or physical), so the voltage across its parasitics is always 0 V. Thus, no charge is stored or injected by the parasitic capacitance.

3.2 Charge Equations and Transfer Function

Let us write the discrete-time charge conservation equation at the virtual ground node:

1. During $\Phi_1(n-1)$, C_1 charges to $V_{in}(n-1)$ (left terminal to V_{in} , right terminal to ground).

$$q_{C1}(n-1) = C_1 V_{in}(n-1)$$

2. During $\Phi_2(n)$, C_1 is connected to ground on the left and virtual ground on the right. The capacitor is fully discharged, and its charge flows entirely into C_2 . The feedback capacitor C_2 accumulates this charge:

$$C_2 V_{out}(n) = C_2 V_{out}(n-1) + C_1 V_{in}(n-1)$$

3. Taking the Z-transform of this difference equation:

$$C_2 Y(z) = C_2 z^{-1} Y(z) + C_1 z^{-1} X(z)$$

$$Y(z)(1 - z^{-1}) = \frac{C_1}{C_2} z^{-1} X(z)$$

4. The transfer function $H(z) = Y(z)/X(z)$ is:

Non-Inverting SC Integrator Transfer Function

$$H(z) = \frac{V_{out}(z)}{V_{in}(z)} = \frac{C_1}{C_2} \frac{z^{-1}}{1 - z^{-1}}$$

The term z^{-1} in the numerator indicates a delay of one clock cycle, making this a **delaying (non-inverting) integrator**.

If we modify the switch network such that C_1 is connected to V_{in} and virtual ground during the same clock phase, we obtain an **inverting (non-delaying) integrator** with transfer function:

$$H(z) = -\frac{C_1}{C_2} \frac{1}{1 - z^{-1}}$$

4. First-Order & Second-Order SC Filters (Biquads)

4.1 Fleischer-Laker Biquad Topology

The Fleischer-Laker biquad is a standard stray-insensitive second-order SC filter stage. It consists of two op-amps and a network of switched and unswitched capacitors. It can implement low-pass, high-pass, band-pass, and notch transfer functions by selecting appropriate capacitor ratios.

The general Z-domain transfer function of a second-order SC biquad is given by:

$$H(z) = \frac{N(z)}{D(z)} = \frac{\alpha_0 + \alpha_1 z^{-1} + \alpha_2 z^{-2}}{1 + \beta_1 z^{-1} + \beta_2 z^{-2}}$$

By mapping s-plane specifications (e.g. pole frequency ω_0 and quality factor Q) through the Bilinear Transformation, the discrete coefficients α_i and β_i are determined, allowing direct calculation of the required capacitor ratios.

Quick Revision — Module 2

Switched-Capacitor Filters | PE-EC802A

Key Formulas at a Glance

Equivalent Resistance	$R_{eq} = \frac{1}{f_c C}$
Integrator Time Constant	$\tau = \frac{1}{f_c} \left(\frac{C_2}{C_1} \right)$
Thermal Noise Power	$v_n^2 = \frac{k_B T}{C}$
Non-Inverting SC Integrator	$H(z) = \frac{C_1}{C_2} \frac{z^{-1}}{1-z^{-1}}$
Inverting SC Integrator	$H(z) = -\frac{C_1}{C_2} \frac{1}{1-z^{-1}}$
Channel Charge	$Q_{ch} = WLC_{ox}(V_{CLK} - V_{in} - V_{TH})$
Clock Feedthrough Offset	$\Delta V = V_{CLK} \left(\frac{C_{ov}}{C_{ov} + C} \right)$

One-Line Definitions

- **SC Resistor Equivalence:** A capacitor switched at high rate acts as a resistor of value $1/(f_c C)$.
- **Non-overlapping Clocks:** Clock signals Φ_1 and Φ_2 that are never high at the same time to prevent direct shorting.
- **Charge Injection:** Channel charge of a switching MOS transistor entering the sampling capacitor upon turn-off.
- **Clock Feedthrough:** Direct capacitive coupling of the clock transition to the node via overlap capacitance.
- **Stray-Insensitive Integrator:** SC integrator topology immune to parasitics of capacitors to substrate/ground.
- **kT/C Noise:** The fundamental thermodynamic limit on sampled voltage accuracy, equal to $k_B T/C$.
- **Stray-Insensitive SC Integrator:** An SC integrator topology where parasitic capacitances at the virtual ground node of the op-amp are shielded and do not contribute to the transfer function.

Continuous-Time vs. Switched-Capacitor Filter Comparison

Property	Active RC Filter	Switched-Capacitor Filter
ω_c accuracy	Depends on absolute R, C ($\pm 20\%$)	Set by C ratio $\times f_{clk}$ ($< 0.1\%$)
Tuning	Manual trim required	Reprogram f_{clk}
Frequency range	DC to > 1 GHz	DC to $\sim f_{clk}/2$ (audio/kHz range)
Clock noise	Not applicable	Clock feedthrough adds noise floor
Silicon area	Needs large R, C	Compact (capacitors only)
CMOS compatible	Requires resistors	Fully CMOS-compatible

Frequently Asked / Viva Questions

Q1. Derive the equivalent resistance of a switched capacitor.

A capacitor C charged to V_1 at phase Φ_1 holds charge $Q_1 = CV_1$. At phase Φ_2 , it discharges to V_2 , holding charge $Q_2 = CV_2$. The net charge transferred per cycle is $\Delta Q = C(V_1 - V_2)$. The average current is $I_{avg} = \Delta Q/T_c = f_c C(V_1 - V_2)$. Since $R_{eq} = (V_1 - V_2)/I_{avg}$, we get $R_{eq} = 1/(f_c C)$.

Q2. Why are switched-capacitor circuits preferred over continuous-time active RC circuits on-chip?

Precise resistors are hard to fabricate in CMOS (requiring huge area and having $\pm 20\%$ variations). SC circuits replace resistors with capacitors. The time constant depends on the ratio of two matched capacitors, which matches within 0.1% , providing highly precise and temperature-stable performance.

Q3. What is kT/C noise and what limits does it impose?

It is the thermal noise power sampled onto a capacitor from the switch channel resistance. It is independent of the switch resistance and equals $k_B T/C$. It sets a lower limit on signal resolution; higher dynamic range requires larger capacitors.

Q4. Explain the mechanism of charge injection in MOS switches.

When an MOS transistor is ON, it has charge in its inversion channel. When it turns OFF, this charge exits through the source and drain terminals, injecting charge into the sampling capacitor, shifting the voltage and causing non-linear distortion.

Q5. How does a dummy switch mitigate charge injection?

A dummy transistor (usually half the size of the main switch with source/drain shorted) is connected in series. It is driven by the complementary clock. When the main switch turns OFF and releases charge, the dummy switch turns ON and absorbs that charge, neutralizing the error.

Q6. What is bottom-plate sampling, and why is it stray-insensitive?

It is a switching technique where the switch connected to the virtual ground (bottom plate) is opened slightly before the input switch. Since the bottom plate

Frequently Asked / Viva Questions (contd.)

is at virtual ground, the charge injected is constant and independent of the input voltage, eliminating non-linear distortion.

Q7. Show the Z-domain transfer function of a non-inverting SC integrator.

It is $H(z) = \frac{C_1}{C_2} \frac{z^{-1}}{1-z^{-1}}$, which represents a delaying integrator.

Q8. Compare inverting and non-inverting SC integrator transfer functions.

The inverting integrator is non-delaying: $H(z) = -\frac{C_1}{C_2} \frac{1}{1-z^{-1}}$. The non-inverting integrator has a delay: $H(z) = \frac{C_1}{C_2} \frac{z^{-1}}{1-z^{-1}}$.

Q9. What is the Fleischer-Laker biquad?

It is a stray-insensitive, second-order switched-capacitor filter topology capable of implementing any generic second-order transfer function (LP, HP, BP, Notch) by choosing appropriate capacitor values.

Q10. What is clock feedthrough and how is it reduced?

Clock feedthrough is the coupling of the clock gate signal to the sampling capacitor via the MOS gate-overlap capacitances. It is reduced by using transmission gates (where PMOS and NMOS cancel each other's transitions) or differential architectures.

Module 3

Data Converter Performance Metrics

1. Data Converter Performance Metrics

Data converters form the bridge between the analog physical world and the digital processing domain. Their performance is specified by static and dynamic parameters.

1.1 Static Metrics: DNL and INL

Let Δ (or $1 \text{ LSB} = V_{FS}/2^N$) represent the ideal step size of the converter.

Differential Non-Linearity (DNL)

Differential Non-Linearity (DNL) measures the deviation of an actual step width from the ideal value of 1 LSB. For an ADC, it is the difference between the actual step width W_k and the ideal 1 LSB:

$$\text{DNL}_k = \frac{W_k - \text{LSB}}{\text{LSB}}$$

If DNL becomes less than -1 LSB , the step width becomes zero or negative, leading to **missing codes** in ADCs. A system is guaranteed monotonic if $\text{DNL} > -1 \text{ LSB}$.

Integral Non-Linearity (INL)

Integral Non-Linearity (INL) measures the deviation of the actual transfer function characteristics from the straight line (ideal transfer curve) connecting the endpoints (zero-scale and full-scale). It represents the cumulative sum of DNL errors:

$$\text{INL}_k = \sum_{i=1}^k \text{DNL}_i$$

INL directly limits the harmonic distortion and linearity of the system.

1.2 Quantization Noise Derivation

Quantization is the process of mapping a continuous range of values to a discrete set. The difference between the continuous input x and its quantized representation $q(x)$ is the quantization error $e = x - q(x)$.

Assuming the input is active and spans many levels, the quantization error e is uniformly

distributed between $-\Delta/2$ and $+\Delta/2$. The probability density function (PDF) is:

$$p(e) = \frac{1}{\Delta} \quad \text{for } -\frac{\Delta}{2} \leq e \leq \frac{\Delta}{2}$$

Step-by-Step Derivation of Quantization Noise Power (v_{qn}^2):

1. The noise power (variance of the error) is:

$$P_{qn} = \sigma_e^2 = \int_{-\Delta/2}^{\Delta/2} e^2 p(e) de = \int_{-\Delta/2}^{\Delta/2} e^2 \frac{1}{\Delta} de$$

2. Evaluating the integral:

$$P_{qn} = \frac{1}{\Delta} \left[\frac{e^3}{3} \right]_{-\Delta/2}^{\Delta/2} = \frac{1}{3\Delta} \left(\frac{\Delta^3}{8} - \left(-\frac{\Delta^3}{8} \right) \right) = \frac{1}{3\Delta} \left(\frac{2\Delta^3}{8} \right) = \frac{\Delta^2}{12}$$

Quantization Noise Power

$$P_{qn} = \frac{\Delta^2}{12}$$

3. For a sinusoidal input signal of peak amplitude $V_p = V_{FS}/2 = 2^N \Delta/2$, its signal power is:

$$P_{sig} = \frac{V_p^2}{2} = \frac{2^{2N} \Delta^2}{8}$$

4. The Signal-to-Quantization-Noise Ratio (SQNR) is:

$$\text{SQNR} = \frac{P_{sig}}{P_{qn}} = \frac{2^{2N} \Delta^2 / 8}{\Delta^2 / 12} = \frac{12}{8} 2^{2N} = 1.5 \times 2^{2N}$$

5. In decibels (dB):

Ideal SQNR Equation

$$\text{SQNR (dB)} = 10 \log_{10}(1.5) + 20N \log_{10}(2) = 1.76 + 6.02N$$

where N is the resolution of the converter in bits.


2. Analog-to-Digital Converter (ADC) Architectures

ADCs convert continuous voltage inputs to digital codes. The choice of architecture depends on the target speed and resolution.

2.1 1. Flash ADC (Ultra High Speed)

A Flash ADC uses $2^N - 1$ comparators biased by a resistor ladder divider to sample the input in parallel.

3-Bit Flash ADC Block Diagram



- **Working:** The resistor ladder sets $2^N - 1$ reference voltages. The comparators simultaneously compare V_{in} to these references, producing a thermometer code. The priority encoder translates this thermometer code to an N -bit binary code.
- **Pros:** Conversion finishes in a single clock cycle (highest speed, GHz range).
- **Cons:** Component count grows exponentially ($2^N - 1$ comparators). Power and input capacitance grow heavily, limiting resolution to 8 bits.

2.2 2. Successive Approximation Register (SAR) ADC (Moderate Speed/Resolution)

The SAR ADC utilizes a binary search algorithm to resolve the input voltage bit-by-bit over N clock cycles.

- **Working:** The Sample-and-Hold circuit holds V_{in} . The SAR logic sets the MSB of the DAC to 1. The comparator compares V_{in} to V_{DAC} . If $V_{in} > V_{DAC}$, the MSB remains 1; otherwise, it is reset to 0. The process repeats for the next bit until all N bits are resolved.
- **Pros:** Low power, minimal analog hardware (only 1 comparator, 1 DAC, and control logic).
- **Cons:** Requires N clock cycles per conversion, limiting speed.

2.3 3. Dual-Slope Integrator ADC (High Accuracy/Low Speed)

A dual-slope ADC integrates the input voltage for a fixed time T_1 , then de-integrates using a reference voltage V_{REF} until the integrator output returns to zero.


- **Working:** The integrator charges up with current $I_1 = V_{in}/R$ for 2^N clock cycles. Then, the input is switched to $-V_{REF}$, discharging the integrator back to 0. A counter measures the discharge time T_2 .
- **Equation:** The peak integrator voltage is $V_p = \frac{V_{in}}{RC} T_1 = \frac{V_{REF}}{RC} T_2 \Rightarrow V_{in} = V_{REF} \frac{T_2}{T_1}$.

- **Pros:** Outstanding noise rejection (integrates thermal noise out). The accuracy is independent of clock frequency and component values (R and C).
- **Cons:** Extremely slow (2^{N+1} clock cycles per sample). Used in digital multimeters.

2.4 4. Pipeline ADC (High Speed, Medium-High Resolution)

A Pipeline ADC achieves high throughput by processing multiple samples concurrently across a chain of stages. Each stage resolves a coarse set of bits, computes the remaining error (residue), amplifies it by $\times 2$, and passes it to the next stage.

Pipeline ADC: 1.5-Bit Stage Architecture



Working (1.5-bit/stage):

1. **Sub-ADC:** A 2-comparator flash resolves the MSBs using three levels (+1, 0, -1) compared against $\pm V_{REF}/4$.
 2. **Sub-DAC:** The coarse code is converted back to an analog level V_{DAC} .
 3. **Residue Amplifier (MDAC):** Computes $V_{res} = 2(V_{in} - V_{DAC})$, scaling the residue to fill the full input range of the next stage.
 4. **Pipelining:** While Stage 1 processes sample $n + 1$, Stage 2 concurrently processes the residue of sample n . This gives one output code per clock cycle after an initial latency of N_{stages} cycles.
 5. **Digital Error Correction:** The 0.5-bit redundancy allows the back-end logic to correct comparator offset errors up to $\pm V_{REF}/4$, relaxing hardware specifications significantly.
- **Pros:** High throughput (10 Msps–1 Gsps), excellent resolution (10–14 bits).
 - **Cons:** Multi-cycle pipeline latency; MDAC gain accuracy critically limits INL.

2.5 5. Hybrid ADC Structures

Hybrid ADCs merge two architectures to combine the speed strength of one with the resolution or power efficiency of the other.

Common Hybrid ADC Topologies


- **Flash-SAR Hybrid:** A coarse Flash ADC resolves the top M bits in a single cycle; a SAR ADC then refines the residue over $N - M$ cycles. Reduces comparator count from $2^N - 1$ (full Flash) to $2^M + N - M$, saving power while maintaining near-Flash speed.

- **Pipelined-SAR (SAR-assisted Pipeline):** Each pipeline stage employs a short SAR loop (4–6 bits) instead of the traditional 1.5-bit MDAC. This reduces the total number of stages and relaxes the MDAC gain-bandwidth requirement. Dominant in 10–14-bit, 50–500 Msps ADCs in modern scaled CMOS nodes.
- **Incremental $\Delta\Sigma$ ADC:** Resets its accumulator after each conversion cycle, combining $\Delta\Sigma$ noise-shaping with discrete Nyquist-rate output. Used in precision multi-channel sensor readout (industrial, medical, weighing systems).

2.6 6. Delta-Sigma ($\Delta\Sigma$) ADC (Oversampling & Noise Shaping)

Delta-Sigma ADCs achieve ultra-high resolution (16–24 bits) by combining **Oversampling** and **Noise Shaping**.

First-Order Delta-Sigma Modulator Block Diagram



Oversampling: The input is sampled at $f_s \gg 2f_{max}$. The Oversampling Ratio is $OSR = f_s / (2f_{max})$. Oversampling spreads the same quantization noise power $\Delta^2/12$ over a wider bandwidth $f_s/2$, reducing the noise spectral density in the signal band.

Noise Shaping: By placing the quantizer inside a feedback loop with an integrator, the transfer function shapes the quantization noise. The output in the Z-domain is:

$$Y(z) = X(z)z^{-1} + E(z)(1 - z^{-1})$$

This shows that the input signal $X(z)$ is passed with a simple delay (Signal Transfer Function $STF(z) = z^{-1}$), while the quantization noise $E(z)$ is high-pass filtered (Noise Transfer Function $NTF(z) = 1 - z^{-1}$). The noise is pushed out of the low-frequency signal band into high frequencies, where it is easily removed by a digital decimation filter.

3. Digital-to-Analog Converter (DAC) Architectures

3.1 1. R-2R Ladder DAC (Compact Layout)

Unlike binary-weighted resistor DACs (which require huge component ratios like $2^N : 1$), the R-2R ladder uses only two resistor values (R and $2R$), making matching very easy.

The output voltage is:

$$V_{out} = V_{REF} \sum_{i=1}^N \frac{b_i}{2^i}$$

where b_1 is the MSB and b_N is the LSB.

3.2 2. Current-Steering DAC (High Speed)

Current-steering DACs route currents from matched MOS current sources to the output node based on the digital input code.

- **Working:** An array of current sources (either binary-weighted or thermometer-coded) is connected to differential switches. Thermometer coding is preferred for high resolution because it guarantees monotonicity and minimizes output glitches, though it requires a thermometer decoder.
- **Pros:** Extremely fast (up to GHz range), can drive resistive loads (like $50\ \Omega$ coaxial cables) directly.

Quick Revision — Module 3

Data Converters | PE-EC802A

Key Formulas at a Glance

Quantization Error Power	$P_{qn} = \frac{\Delta^2}{12}$
Ideal SQNR (dB)	$SQNR = 6.02N + 1.76 \text{ dB}$
Oversampling Ratio (OSR)	$OSR = \frac{f_s}{2f_{max}}$
1st-Order Modulator NTF	$NTF(z) = 1 - z^{-1}$
2nd-Order Modulator NTF	$NTF(z) = (1 - z^{-1})^2$
Flash Comparator Count	$N_{comp} = 2^N - 1$
Dual-Slope conversion time	$T_{conv} \approx 2^{N+1}T_{clk}$

One-Line Definitions

- **DNL:** The deviation of an actual step size from the ideal 1 LSB step width.
- **INL:** The cumulative deviation of the actual transfer curve from the ideal straight line.
- **Oversampling:** Sampling a signal at a rate significantly higher than the Nyquist rate.
- **Noise Shaping:** Pushing quantization noise from the signal band to higher frequencies using feedback loops.
- **Monotonicity:** A converter characteristic where the output always increases or stays constant as input increases.
- **Thermometer Code:** A unary code format representing value K by K consecutive ones (e.g., $3 \rightarrow 0000111$).
- **Missing Codes:** An ADC defect where certain output codes are skipped, caused by $DNL < -1 \text{ LSB}$.
- **Pipeline ADC:** A high-speed converter using chained 1.5-bit stages with residue amplification, enabling one output per clock cycle.
- **Hybrid ADC:** A converter combining two architectures (e.g., Flash-SAR, Pipelined-SAR) to trade off speed, resolution, and power.

ADC Architecture Comparison at a Glance

ADC Type	Speed	Resolution	Power	Application
Flash	GHz range	≤ 8 bit	Very High	Oscilloscopes, SerDes
SAR	< 100 Msps	8–18 bit	Very Low	Sensors, IoT, MCUs
Dual-Slope	< 100 sps	20+ bit	Low	Multimeters
Pipeline	10–1000 Msps	10–14 bit	Medium	WLAN, Video, RADAR
$\Delta\Sigma$	< 10 Msps	16–24 bit	Medium	Audio, Precision
Hybrid	Varies	Varies	Low–Medium	Imaging, Comm. IC

Frequently Asked / Viva Questions

Q1. Derive the quantization noise power of an ideal ADC.

For a quantization step size Δ , the error e is uniformly distributed between $-\Delta/2$ and $\Delta/2$ with PDF $1/\Delta$. The noise power is the variance: $P_{qn} = \int_{-\Delta/2}^{\Delta/2} e^2 (1/\Delta) de = [e^3/3\Delta]_{-\Delta/2}^{\Delta/2} = \Delta^2/12$.

Q2. What causes missing codes in an ADC, and how is it defined mathematically?

Missing codes occur when the transition step width of a digital code is zero or negative. This happens when the Differential Non-Linearity (DNL) at that code is less than or equal to -1 LSB.

Q3. Explain the trade-offs of Flash ADC architecture.

Flash ADC is the fastest architecture because it performs parallel comparisons in one clock cycle. However, it requires $2^N - 1$ comparators. This causes exponential growth in area, power dissipation, and input capacitance, limiting the resolution to 8 bits.

Q4. How does a Delta-Sigma ADC achieve very high resolution?

By combining oversampling (which spreads quantization noise over a wider band) and noise shaping (which uses a loop filter to push noise to high frequencies). A digital low-pass decimation filter then filters out the out-of-band noise, leaving a high-resolution signal.

Q5. Why is a dual-slope ADC highly accurate, and where is it used?

Its accuracy depends only on the ratio of charging and discharging times (T_2/T_1), which is independent of the absolute values of R , C , and clock frequency. It is used in digital multimeters where accuracy is critical and speed is not.

Q6. Compare SAR and Flash ADCs in terms of speed, area, and power.

Flash ADC converts in 1 clock cycle but requires $2^N - 1$ comparators (huge area and power). SAR ADC takes N clock cycles but requires only 1 comparator and 1 DAC, resulting in very low power and compact area.

Frequently Asked / Viva Questions (contd.)**Q7. What is the benefit of the R-2R ladder DAC over a binary-weighted resistor DAC?**

A binary-weighted resistor DAC requires a very wide range of resistor values ($2^N : 1$), which is difficult to match on-chip. The R-2R ladder DAC uses only two resistor values (R and $2R$), ensuring excellent matching and layout compacting.

Q8. Explain the function of the priority encoder in a Flash ADC.

The comparators output a thermometer code (e.g. 0000111). The priority encoder identifies the highest active input line and converts that thermometer code into standard binary output (e.g. 011).

Q9. What is the Noise Transfer Function (NTF) of a first-order Delta-Sigma modulator?

The NTF is a high-pass filter: $\text{NTF}(z) = 1 - z^{-1}$. In the frequency domain, it is $2 \sin(\omega T_s/2)$, which attenuates noise near DC and amplifies it at high frequencies.

Q10. What is the difference between DNL and INL?

DNL is the local step size error from the ideal 1 LSB step width. INL is the global deviation of the actual transfer function from the ideal straight line, equal to the cumulative sum of the DNL errors.

Module 4

Mixed-Signal Layout Issues & Mitigation


1. Mixed-Signal Layout Issues & Mitigation

In high-performance mixed-signal integrated circuits, fast-switching digital gates inject noise into the shared silicon substrate and power distribution networks, which severely degrades the resolution of sensitive analog blocks (like ADCs and low-noise amplifiers).

1.1 1. Substrate Coupling

Digital circuits consist of logic gates that switch states rapidly, drawing transient currents from the supplies. When the source/drain terminals of digital transistors transition, charge is coupled into the common p-substrate wafer via junction capacitances. This noise propagates through the conductive substrate to sensitive analog devices.

Cross-Sectional Model of Substrate Noise Coupling and Guard Ring Protection



Mitigation Strategy (Guard Rings): A guard ring is a low-impedance ring of diffusion surrounding the circuit blocks.

- **p+ Guard Ring:** Implemented in p-substrate, connected to a dedicated quiet analog ground (V_{SSA}). It collects hole currents flowing through the substrate from digital noise sources, shunting them to ground before they reach the analog block.
- **n+ Guard Ring in N-well:** Connected to quiet supply (V_{DDA}), collecting electron currents and isolating regions.

1.2 2. Power Supply Noise and Ground Bounce

Power and ground pads on an IC package exhibit parasitic inductance (L) and resistance (R). When digital gates switch simultaneously, they draw sharp current spikes (di/dt), causing a voltage fluctuation on the supply rails:

$$V_{bounce} = L \frac{di}{dt}$$

This fluctuation directly modulates the threshold voltages and bias conditions of analog circuits connected to the same supply rails.

Mitigation:

- **Split Supplies:** Separate supply pins and routing traces for analog (V_{DDA}, V_{SSA}) and digital (V_{DDD}, V_{SSD}) domains.
- **On-Chip Decoupling Capacitors (Decaps):** Placed near supply rails to act as local charge reservoirs, damping high-frequency voltage ripples.

1.3 3. Interconnect Parasitics & Signal Integrity

At high frequencies, on-chip and on-board wires cannot be treated as ideal conductors. They exhibit distributed resistance (r), inductance (l), and capacitance (c) per unit length.

Interconnect Lumped RLC Model

- **Resistance r (Ω/m):** From metal sheet resistance. Causes I^2R voltage drop and thermal loss.
- **Capacitance c (F/m):** From metal-to-substrate or metal-to-metal coupling. Acts as a low-pass filter, limiting signal bandwidth: $f_{-3\text{dB}} \approx 1/(2\pi r c \ell^2)$.
- **Inductance l (H/m):** Dominant at RF frequencies. Causes inductive ringing and reflections at impedance discontinuities.

Key Signal Integrity Issues:

- **Crosstalk:** Capacitive/inductive coupling between adjacent wires adds interference. Mitigated by inserting grounded shield traces between signal lines.
- **Reflections:** When a signal reaches an impedance discontinuity ($Z_L \neq Z_0$), part is reflected with coefficient:

$$\Gamma = \frac{Z_L - Z_0}{Z_L + Z_0}$$

Mitigated by matched termination ($Z_L = Z_0$, e.g., $50\ \Omega$ for coaxial cables).

- **Propagation Delay:** Signal propagation velocity is $v_p = 1/\sqrt{lc} \approx c_0/\sqrt{\epsilon_r}$. For FR4 PCB ($\epsilon_r \approx 4$): $v_p \approx 1.5 \times 10^8$ m/s.

2. Device Matching and Precision Layout

Matching of on-chip components (capacitors and transistors) is critical for accuracy in data converters and differential amplifiers.

2.1 1. Types of Mismatch

Mismatch is categorized as systematic or random.


- **Systematic Mismatch:** Caused by deterministic spatial gradients across the wafer (e.g., temperature variations, oxide thickness gradients, lithography light scattering).

- **Random Mismatch:** Caused by microscopic statistical variations (e.g., edge roughness, dopant atom fluctuations).

2.2 Common-Centroid Matching for Capacitors

To cancel the effects of linear spatial gradients (such as oxide thickness variations across a wafer), matching devices must be arranged symmetrically about a common central point (common-centroid configuration).

Consider matching two equal capacitors C_A and C_B . If they are placed side-by-side (A next to B), a linear gradient in oxide thickness will cause one to be larger than the other. If we split each capacitor into two halves (A_1, A_2 and B_1, B_2) and arrange them in a one-dimensional or two-dimensional array, the gradient effects cancel.



By connecting $A = A_1 + A_2$ and $B = B_1 + B_2$, any linear variation in the horizontal or vertical direction affects both groups equally, preserving the ratio $C_A/C_B = 1$.

3. Low-Voltage Differential Signaling (LVDS)

3.1 Single-Ended vs. Differential Signaling

Single-ended signaling routes signals as a voltage relative to a common ground rail. Any ground bounce or external electromagnetic coupling adds directly to the signal, corrupting it.


Differential signaling uses two complementary lines (V_p and V_n) to transmit information. The receiver detects only the difference $V_{diff} = V_p - V_n$.

- **Common-Mode Rejection:** Any noise coupled onto the board affects both lines equally. Since the receiver processes only the difference, this common-mode noise is rejected.
- **Reduced EMI:** The magnetic fields generated by the current in the two tightly-coupled differential traces are equal and opposite, cancelling out, which minimizes electromagnetic interference (EMI).

3.2 LVDS Transceiver Interface

LVDS is a high-speed, low-power physical layer interface standard. It operates by routing a constant current through a differential pair terminated by a resistor.

LVDS Transceiver Interface Schematic



Key Parameters:

- Current Loop:** The transmitter contains a 3.5 mA current source. Depending on the digital state, the switches route this current down either V_p or V_n .
- Termination:** The current flows through the transmission line and passes through the 100Ω termination resistor R_T at the receiver, then returns via the other line.
- Voltage Swing:** The voltage swing across R_T is:

$$V_{diff} = I_{loop} \times R_T = 3.5 \text{ mA} \times 100\Omega = 350 \text{ mV}$$

This small voltage swing allows extremely fast switching and minimizes power consumption.


- Common-Mode Voltage:** The nominal common-mode voltage is set to 1.2 V, which is compatible with low-voltage supply rails.

4. Current-Mode Logic (CML) Signaling

Current-Mode Logic (CML) Concept

Current-Mode Logic (CML) routes a constant tail current I_{SS} through a differential transistor pair. The input data steers the current between two complementary output branches. Since the total current is always constant, the power rails see no transient spikes, and switching speed is limited only by the transistor f_T and the load $R_L C_{load}$ time constant — enabling multi-gigabit (>10 Gbps) signaling.

CML Differential Pair Gate Schematic



Key CML Equations:

1. **Output Swing:** The differential voltage is set by the tail current and load resistance:

CML Output Swing and Bandwidth

$$\Delta V_{out} = I_{SS} \times R_L \quad (\text{Typical: } 200 \text{ mV} - 800 \text{ mV})$$

$$f_{-3\text{dB}} = \frac{1}{2\pi R_L C_{load}} \quad (\text{bandwidth set by RC time constant})$$

2. **Constant Current:** $P = V_{DD} \times I_{SS}$ is independent of switching activity — no transient supply spikes, making CML ideal for mixed-signal environments.
 3. **Common-Mode Level:** The output common mode is biased by the load: $V_{CM} = V_{DD} - I_{SS}R_L/2$, allowing direct DC cascading of multiple CML stages.
- **Applications:** SerDes transceivers, high-speed clock distribution, PCIe/Ethernet physical layers, multi-gigabit backplanes.

Quick Revision — Module 4

Layout & Signaling | PE-EC802A

Key Formulas at a Glance

Ground Bounce Voltage	$V_{bounce} = L \frac{di}{dt}$
LVDS Current Loop	$I_{loop} = 3.5 \text{ mA}$
LVDS Differential Swing	$V_{diff} = I_{loop} \times R_T = 350 \text{ mV}$
LVDS Termination Resistor	$R_T = 100 \Omega$
LVDS Common-Mode Voltage	$V_{CM} = 1.2 \text{ V}$

One-Line Definitions

- **Substrate Coupling:** Injection of digital switching noise into the shared silicon substrate, victimizing analog nodes.
- **Guard Ring:** A low-resistance diffusion ring surrounding sensitive analog components to collect substrate noise currents.
- **Ground Bounce:** Inductive supply noise caused by high di/dt transitions across package lead inductances.
- **Systematic Mismatch:** Mismatch on silicon caused by deterministic spatial gradients across the wafer.
- **Random Mismatch:** Mismatch on silicon caused by microscopic statistical variations (e.g., dopant fluctuations).
- **Common-Centroid Layout:** Symmetrical layout arrangement of matched devices around a single central point to cancel linear gradients.
- **LVDS:** A high-speed differential signaling standard transmitting data using a 3.5 mA current loop over a 100Ω termination.
- **CML:** Current-Mode Logic — routes a constant tail current I_{SS} through a differential pair for multi-gigabit signaling.
- **Interconnect Parasitics:** Distributed R, L, C of on-chip/board wires causing RC delay, reflections, and crosstalk.
- **Reflection Coefficient:** $\Gamma = (Z_L - Z_0)/(Z_L + Z_0)$; zero for matched termination ($Z_L = Z_0$).

High-Speed Signaling Interface Comparison

Parameter	CMOS (Single-Ended)	LVDS	CML
Signal Swing	V_{DD} (full rail)	350 mV diff	200–800 mV diff
Current Mode	Dynamic (CVf)	3.5 mA (const.)	I_{SS} (constant)
Max Speed	~1 Gbps	~1.2 Gbps	> 10 Gbps
Noise Immunity	Low (single-ended)	High (CMR)	High (CMR)
Power	Activity-dependent	Low-constant	Constant
Application	General IC logic	PCB data links	SerDes, backplane

Frequently Asked / Viva Questions

Q1. How does substrate coupling occur in mixed-signal ICs?

When digital circuits switch states, transient currents flow through junction capacitances into the shared p-type substrate. These currents travel through the silicon wafer and couple into the bodies of sensitive analog transistors, shifting their thresholds.

Q2. What is a guard ring, and how does it protect analog circuitry?

A guard ring is a ring of p+ diffusion (grounded) or n+ diffusion (connected to V_{DD}) surrounding a circuit. It collects substrate noise currents and shunts them to a quiet power supply before they can reach sensitive analog blocks.

Q3. Explain the physical mechanism behind ground bounce.

Ground bounce is caused by the parasitic inductance of package wires/pads. When multiple digital outputs switch states simultaneously, they draw high transient currents (di/dt). The inductive voltage drop ($V = Ldi/dt$) causes the ground potential to bounce.

Q4. How do split supply domains help in mixed-signal chips?

By separating the supply pads and lines for analog (V_{DDA}, V_{SSA}) and digital (V_{DDD}, V_{SSD}) domains, ground bounce and digital supply ripple are prevented from directly modulating analog circuit nodes.

Q5. What is the purpose of common-centroid layout in capacitor matching?

It arranges split capacitor cells symmetrically around a central point. Any linear spatial variation in oxide thickness or temperature affects both matching groups equally, cancelling the ratio error.

Q6. What is the difference between systematic and random device mismatch?

Systematic mismatch is caused by deterministic spatial gradients (like temperature or process variations) and can be minimized by layout techniques. Random mismatch is caused by random statistical variations (like dopant fluctuations) and can only be reduced by scaling up device dimensions.

Frequently Asked / Viva Questions (contd.)**Q7. Explain the working principle of LVDS signaling.**

LVDS uses a constant current source (3.5 mA) at the transmitter. The digital state controls switches to route this current through a differential trace pair. A $100\ \Omega$ resistor at the receiver terminates the lines, converting the current into a 350 mV voltage swing.

Q8. Why does differential signaling provide high noise immunity?

External noise couples equally onto both differential traces (common-mode noise). Since the receiver detects only the difference between the two lines, this common-mode noise is rejected.

Q9. State the nominal parameters of an LVDS interface.

Loop current: 3.5 mA; Termination resistance: $100\ \Omega$; Differential swing: 350 mV; Common-mode voltage: 1.2 V.

Q10. Why does LVDS generate very low Electromagnetic Interference (EMI)?

The currents in the differential pair are equal and opposite, flowing in close proximity. The magnetic fields they generate cancel each other out, minimizing electromagnetic radiation.

Module 5

Phase-Locked Loop (PLL) Architecture & Working

1. Phase-Locked Loop (PLL) Architecture & Working


Phase-Locked Loop (PLL) Concept

A **Phase-Locked Loop (PLL)** is a feedback control system that generates an output signal whose phase is locked to the phase of an input reference signal. In mixed-signal systems, PLLs are widely used for frequency synthesis, clock recovery, and jitter reduction.

1.1 Block Components and Signal Flow

A Charge-Pump Phase-Locked Loop (CP-PLL) consists of five main blocks:

Block Diagram of a Charge-Pump PLL



Working of Each Block:

- 1. Phase Frequency Detector (PFD):** Compares the reference clock F_{REF} with the feedback clock F_{FB} . It generates digital pulses (UP and DN) whose widths are proportional to the phase and frequency difference between the inputs.
- 2. Charge Pump (CP):** Converts the digital UP/DN control pulses into a proportional current charge injection:

$$I_{avg} = I_{CP} \frac{\Delta\Phi}{2\pi}$$

- 3. Loop Filter (LF):** A passive low-pass filter (usually a resistor R in series with a capacitor C_1 , in parallel with a smaller capacitor C_2). It integrates the CP current to generate a smooth analog tuning voltage V_{ctrl} .
- 4. Voltage Controlled Oscillator (VCO):** A circuit whose output frequency is controlled by V_{ctrl} . The output frequency is:

$$\omega_{out} = \omega_{fr} + K_{VCO} V_{ctrl}$$

where ω_{fr} is the free-running frequency and K_{VCO} is the VCO gain (rad/s/V).

5. Feedback Divider (/N): Divides the high output frequency down to the reference frequency, allowing the loop to lock at $F_{OUT} = NF_{REF}$.

1.2 Mathematical Loop Dynamics (Type-II CP-PLL)

A Type-II PLL has two integrators in the loop: the VCO (which integrates frequency to phase: $\Phi_{out} = \int \omega_{out} dt \Rightarrow H_{VCO}(s) = K_{VCO}/s$) and the loop filter (which contains an integrating capacitor).

Transfer Functions of Components:

- PFD/CP Gain: $K_d = \frac{I_{CP}}{2\pi}$ (A/rad).
- Loop Filter Impedance: $Z_{LF}(s) = R + \frac{1}{sC_1} = \frac{1+sRC_1}{sC_1}$ (ignoring the small parallel capacitor C_2).
- VCO Transfer Function: $H_{VCO}(s) = \frac{K_{VCO}}{s}$.

Open-Loop Gain $A(s)$:

$$A(s) = K_d \cdot Z_{LF}(s) \cdot \frac{H_{VCO}(s)}{N} = \left(\frac{I_{CP}}{2\pi} \right) \left(\frac{1+sRC_1}{sC_1} \right) \left(\frac{K_{VCO}}{s} \right) \frac{1}{N}$$

$$A(s) = \frac{I_{CP}K_{VCO}(1+sRC_1)}{2\pi NC_1 s^2}$$

Closed-Loop Transfer Function $H_{cl}(s) = \frac{\Phi_{out}(s)}{\Phi_{in}(s)}$:

$$H_{cl}(s) = \frac{N \cdot A(s)}{1 + A(s)} = \frac{\frac{I_{CP}K_{VCO}R}{2\pi} s + \frac{I_{CP}K_{VCO}}{2\pi C_1}}{s^2 + \frac{I_{CP}K_{VCO}R}{2\pi N} s + \frac{I_{CP}K_{VCO}}{2\pi NC_1}}$$

Comparing this with the standard second-order system denominator $s^2 + 2\zeta\omega_n s + \omega_n^2$:

Type-II CP-PLL Dynamics

Natural Frequency (ω_n):

$$\omega_n = \sqrt{\frac{I_{CP}K_{VCO}}{2\pi NC_1}}$$

Damping Factor (ζ):


$$\zeta = \frac{RC_1}{2} \omega_n = \frac{R}{2} \sqrt{\frac{I_{CP}K_{VCO}C_1}{2\pi N}}$$

The resistor R is critical; it introduces a zero in the open-loop transfer function, stabilizing the second-order feedback loop by providing adequate phase margin (damping).


1.3 VCO Design: Ring Oscillator vs. LC-Tank

The VCO is the most noise-sensitive block in the PLL. Two dominant topologies are used:

3-Stage Ring Oscillator and LC-Tank Resonator Diagrams



(a) 3-Stage Ring Oscillator



(b) Parallel LC Resonator

Ring Oscillator vs. LC-Tank VCO Comparison

Property	Ring Oscillator VCO	LC-Tank VCO
Structure	N cascaded inverter/delay stages in a ring	Parallel LC resonator with varactor for tuning
Phase Noise	Poor (-90 to -100 dBc/Hz at 1 MHz)	Excellent (-120 to -145 dBc/Hz at 1 MHz)
Tuning Range	Very wide ($> 2\times$)	Narrow (~ 10 – 20%)
Silicon Area	Very compact (inverters only)	Large (on-chip inductor is bulky)
Frequency	DC to > 10 GHz (digital CMOS)	500 MHz to > 60 GHz
Applications	Digital CDR, on-chip clocking	RF synthesizers, wireless transceivers

2. Delay-Locked Loop (DLL) Architecture & Working


Delay-Locked Loop (DLL) Concept

A **Delay-Locked Loop (DLL)** is a feedback system that aligns the phase of an output clock with an input clock by controlling the delay of a Voltage-Controlled Delay Line (VCDL). Unlike a PLL, a DLL does not use an oscillator (VCO); it only shifts the phase of an existing clock.

2.1 Block Components and Signal Flow

A DLL consists of a Phase Detector (PD), a Charge Pump (CP), a Loop Filter (LF), and a Voltage-Controlled Delay Line (VCDL).

Block Diagram of a Delay-Locked Loop



2.2 PLL vs. DLL Stability & Jitter Comparison

Comparison of PLL and DLL Architectures

Parameter	Phase-Locked Loop (PLL)	Delay-Locked Loop (DLL)
Core Component	VCO (Voltage Controlled Oscillator)	VCDL (Voltage Controlled Delay Line)
System Order	Type-II, 2nd-order or higher (requires series R to stabilize)	Type-I, 1st-order system (unconditionally stable)
Jitter Behavior	Jitter Accumulation: Noise recirculates in the VCO tank/ring, accumulating over cycles	No Jitter Accumulation: Jitter is reset at the end of the delay line every cycle
Frequency Synthesis	Supports frequency multiplication ($F_{OUT} = NF_{REF}$)	Cannot multiply frequency directly; only shifts phase
Lock Range	Limited by VCO tuning range and loop dynamics	Limited by VCDL delay range; prone to harmonic locking

- **Stability Analysis:** The VCDL is a simple delay stage. Unlike a VCO, it does not integrate frequency to phase (it has no $1/s$ phase term). The DLL closed-loop system is first-order, meaning it is unconditionally stable and the loop filter requires only a single capacitor (no resistor R is needed).
- **Jitter Analysis:** In a VCO, if a clock edge is delayed due to noise, the subsequent edges remain shifted because the phase error accumulates over time. In a VCDL, the input clock is a clean external clock. Any noise-induced delay inside the VCDL affects only the current cycle; the next cycle starts with a fresh, clean reference edge.

3. Digital PLLs & Frequency Synthesizers

3.1 Digital PLL (DPLL) and All-Digital PLL (ADPLL)

Modern SOCs implement ADPLLs to avoid bulky analog capacitors and process scaling issues:

- **TDC:** A Time-to-Digital Converter replaces the PFD, converting phase differences directly into digital words.
- **Digital Loop Filter (DLF):** Replaces the analog loop filter, saving silicon area and allowing programmable tuning coefficients.
- **DCO:** A Digitally Controlled Oscillator replaces the VCO, using capacitor DAC banks to control oscillation frequency.

3.2 Frequency Synthesizers

Synthesizers generate multiple frequencies from a single reference:

- **Integer-N Synthesizer:** Output frequency is $F_{OUT} = NF_{REF}$. The step size is limited to F_{REF} .

- **Fractional-N Synthesizer:** The feedback divider toggles between N and $N + 1$ using a Delta-Sigma modulator. This allows the average division ratio to be fractional, providing fine frequency steps with a high reference frequency (reducing loop division noise).

Quick Revision — Module 5

PLLs & DLLs | PE-EC802A

Key Formulas at a Glance

VCO Output Frequency	$\omega_{out} = \omega_{fr} + K_{VCO}V_{ctrl}$
PFD/CP Gain	$K_d = \frac{I_{CP}}{2\pi}$
VCO Phase integration	$H_{VCO}(s) = \frac{K_{VCO}}{s}$
Loop Natural Frequency	$\omega_n = \sqrt{\frac{I_{CP}K_{VCO}}{2\pi NC_1}}$
Loop Damping Factor	$\zeta = \frac{R}{2} \sqrt{\frac{I_{CP}K_{VCO}C_1}{2\pi N}}$
Integer-N output	$F_{OUT} = NF_{REF}$

One-Line Definitions

- **VCO:** An oscillator whose output frequency is a linear function of its input control voltage.
- **PFD:** A phase-detector block that detects both phase and frequency differences, preventing false lock states.
- **Loop Filter:** A low-pass filter that filters out the high-frequency charge-pump ripple to generate a smooth control voltage.
- **Damping Factor:** A parameter that determines the stability and transient settling time of the PLL loop.
- **VCDL:** A line of buffer stages whose propagation delay is controlled by an input voltage.
- **ADPLL:** A phase-locked loop consisting entirely of digital components (TDC, Digital Filter, DCO).
- **Fractional-N Synthesizer:** A frequency synthesizer that achieves fractional division ratios by dynamically switching divider counts.

PLL vs. DLL Architecture Comparison

Property	Phase-Locked Loop (PLL)	Delay-Locked Loop (DLL)
Core block	VCO (integrates freq. to phase)	VCDL (shifts phase, no integration)
System order	2nd-order (Type-II), needs R to stabilize	1st-order, unconditionally stable
Jitter	Accumulates (VCO noise recirculates)	Non-accumulating (reset each cycle)
Freq. synthesis	Yes: $F_{out} = NF_{ref}$	No (phase shift only)
Lock range	Limited by VCO tuning range	Limited by VCDL delay range
Application	Frequency synthesis, clocking	Deskew, phase alignment

Frequently Asked / Viva Questions

Q1. What are the main blocks of a charge-pump PLL?

The five main blocks are the Phase Frequency Detector (PFD), Charge Pump (CP), Loop Filter (LF), Voltage-Controlled Oscillator (VCO), and the Feedback Divider ($/N$).

Q2. Why is a resistor needed in series with the capacitor in a PLL loop filter?

The VCO acts as an integrator ($1/s$). If the loop filter is a simple capacitor, it acts as a second integrator ($1/s$). This creates two poles at the origin, making the system unstable (phase margin is 0°). The resistor introduces a zero ($1 + sRC$) that restores stability.

Q3. Compare PLL and DLL stability.

A DLL is a first-order system because the VCDL only shifts phase and does not integrate frequency to phase. Therefore, it is unconditionally stable. A PLL is a second-order (or higher) system due to the VCO phase integration and loop filter, requiring careful stabilization.

Q4. Explain the difference in jitter behavior between a PLL and a DLL.

In a PLL, phase errors recirculate through the VCO feedback loop, leading to jitter accumulation over time. In a DLL, the input reference clock is clean, and the jitter is reset at the end of the VCDL line every clock cycle, preventing jitter accumulation.

Q5. What is a Phase Frequency Detector (PFD), and what is its advantage over a simple XOR Phase Detector?

An XOR PD only detects phase difference and can lock to harmonics or fail to lock if frequencies are different. A PFD detects both phase and frequency differences, ensuring the loop always locks to the correct frequency.

Q6. What is frequency multiplication in a PLL, and how is it achieved?

Frequency multiplication allows generating a high frequency output $F_{OUT} =$

Frequently Asked / Viva Questions (contd.)

NF_{REF} from a low frequency reference. It is achieved by placing a divide-by- N counter in the feedback path, forcing the VCO to run N times faster to lock.

Q7. What is a Digitally Controlled Oscillator (DCO) and where is it used?

A DCO is an oscillator whose output frequency is controlled by digital inputs (typically selecting capacitors in a varactor DAC array). It is a core block in All-Digital PLLs (ADPLLs).

Q8. Explain the working of a fractional-N synthesizer.

A fractional-N synthesizer achieves a fractional division ratio (e.g. $N.25$) by dynamically toggling the feedback divider value between N and $N + 1$ (e.g., dividing by N for 75% of the time and $N + 1$ for 25% of the time). A Delta-Sigma modulator is used to shape the divider switching noise.

Q9. What is the function of the charge pump in a PLL?

It converts the digital UP and DN pulses from the PFD into analog current pulses, injecting or extracting charge from the loop filter to adjust the VCO control voltage.

Q10. What is a Time-to-Digital Converter (TDC)?

A TDC is a digital circuit that measures the time interval between two clock transitions and outputs it as a digital word. It replaces the analog PFD/CP in digital PLLs.